

## **SCALABLE LOGIC SELF-TEST CONFIGURATION FOR MULTIPLE CHIPS**

### **Abstract of the Disclosure**

A scalable LBIST control structure provides for testing of multiple independent clock domains within a chip and/or across multiple chips. The LBIST control structure sequences all clock domains through each step of the LBIST sequence synchronously, allowing multiple clock domains and/or multiple chips to be controlled from a common point.